Evolution of the Charge Carrier Lifetime Characteristics in Crystalline Silicon Wafers During Processing of Heterojunction Solar Cells  by Stegemann, Bert et al.
 Energy Procedia  55 ( 2014 )  219 – 228 
Available online at www.sciencedirect.com
ScienceDirect
1876-6102 © 2014 Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/3.0/).
Peer-review under responsibility of the scientific committee of the SiliconPV 2014 conference
doi: 10.1016/j.egypro.2014.08.027 
4th International Conference on Silicon Photovoltaics, SiliconPV 2014 
Evolution of the charge carrier lifetime characteristics in crystalline 
silicon wafers during processing of heterojunction solar cells  
Bert Stegemanna,*, Jan Kegela,b, Mathias Mewsb, Erhard Conradb, Lars Korteb,  
Uta Stürzebecherc, Heike Angermannb 
aHTW Berlin - University of Applied Sciences Berlin, Wilhelminenhofstr. 75a, D-12459 Berlin, Germany 
bHelmholtz-Zentrun Berlin für Materialien und Energie, Institut für Silizium-Photovoltaik, Kekuléstraße 5, D-12489 Berlin, Germany 
cCiS Institut für Mikrosensorik und Photovoltaik, Konrad-Zuse-Str. 14, D-99099 Erfurt, Germany 
Abstract 
All process steps in the fabrication of amorphous / crystalline (a-Si:H/c-Si) silicon heterojunction solar cells affect interface 
recombination and thus have an impact on the open circuit voltage of the final solar cell. Transient photoconductance decay is a 
convenient method to assess the charge carrier lifetime which is a direct measure for recombination and thus the interface quality. 
In this contribution we present a step-by-step analysis and evaluation of the charge carrier lifetime throughout the processing of 
the solar cells starting from the saw-damage etched Si wafer to the complete solar cell device. Particular emphasis is put on the 
optimization of the random pyramid texture. For this, surface morphologies and a-Si:H/c-Si interface properties were 
quantitatively evaluated and optimized with respect to low recombination and large carrier lifetimes. Based on this optimization 
a-Si:H/c-Si heterojunction solar cells with conversion efficiencies exceeding 20 % were prepared on c-Si wafers textured in 
isopropanol(IPA)-free alkaline solution. 
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1. Introduction 
Advantages of silicon heterojunction solar cells are a very high energy conversion efficiency potential (>24 %) 
[1], a low temperature coefficient (-0.2 %/K) and a good stability under light and thermal exposure. Key feature of 
this solar cell concept is a thin intrinsic amorphous hydrogenated silicon ((i)a-Si:H) layer which forms the 
heterocontact with a crystalline silicon (c-Si) wafer, provides passivation of the a-Si:H/c-Si interface and, thus, 
enables high open-circuit voltages (Voc) [2, 3]. Further improvement of the solar cell performance is directly related 
to an optimization of the a-Si:H/c-Si interface and thereby to an increase of the Voc. A common technique to 
characterize the interface quality is to measure the carrier lifetime eff as a function of the minority excess charge 
carrier density n by means of transient photoconductance decay (TrPCD) [4]. Goal of the present study is a further 
optimization of the performance of a-Si:H/c-Si solar cells by step-by-step analysis and evaluation of the charge 
carrier lifetime throughout the processing of the solar cells starting from the saw-damage etched Si wafer to the 
complete device.  
Particular emphasis is put on the wet-chemical random pyramid texturization of the solar cell substrates, which 
improves the light trapping and thereby enhances the short-circuit current densities. Surface texturing is 
conventionally achieved by anisotropic wet-chemical etching of Si(100) wafers in alkaline solutions containing 
isopropyl alcohol (IPA) as an additive. Since the typical process temperature is 70 - 80 °C, i.e., just below its boiling 
point, IPA easily evaporates resulting in a continuous change of the etching solution concentration. Thus, IPA is not 
only a health hazard and an explosive substance, but makes it difficult to maintain a stable texturing process and to 
obtain reproducible pyramid morphologies [5]. Due to this disadvantages we substituted IPA by an IPA-free 
additive, i.e. Alkatex ZeroTM (GP Solar GmbH) [6]. This additive is an environmentally, safety and health compliant 
surface active additive that allows better controlling of the texturing in comparison to the standard IPA-based 
process. The nature of this additive is a stronger wetting function of the surface. As recently demonstrated, this 
feature promotes a more homogeneous surface structure and allows to tune the pyramid size distribution [6, 7]. 
Moreover, defects and contaminations on the surface can already be drastically reduced during the texturing process 
[7].  
Consequences of the texture-related improvement of the optical properties are the increase of the effective surface 
area and the increase of crystallographic imperfections, which inherently correspond to a larger number of 
electrically active defect states in the band gap and thereby result in higher interface recombination losses compared 
to flat (or polished) Si(111) substrates. Thus, surface texturing will be combined with appropriate interface 
passivation that the density of interface defect states is effectively reduced and the optimized carrier lifetime and 
thus the open-circuit voltage are maintained until the solar cell is completely processed. 
2. Experimental 
The full device processing sequence for a-Si:H/c-Si heterostructure solar cells comprises several steps of wet-
chemical treatments of the c-Si substrate and subsequent layer deposition. Starting with an as-cut c-Si wafer (float 
zone grown, mono-crystalline, n-type, Si(100), diameter 4”, initial thickness 260 - 300 μm, resistivity 1 - 5 Ω·cm), 
wet-chemical processes are applied to remove saw damage and to create a random pyramid surface texture.  
For the removal of saw damages the as-cut samples were etched in 10 % aqueous solution of KOH at 75 °C. In 
the next step, random pyramid textured substrate surfaces were prepared in KOH solution at temperatures of 80 °C 
using the IPA-free additive Alkatex ZeroTM (GP Solar GmbH) [7]. The depth of saw damage etch (SDE) and the 
duration of texture etching were systematically varied to obtain pyramid morphologies yielding large minority 
charge carrier lifetimes, low reflection losses, and low recombination losses. Subsequently, the wafers were cleaned 
according to the standard RCA process. The resulting oxide layer was removed by dipping in diluted hydrofluoric 
acid (1 %, 2 min) immediately before (i)a-Si:H deposition. Amorphous Si layers were deposited by the standard 
plasma enhanced chemical vapor deposition (PECVD) process at temperatures ranging from 170 to 210 °C (process 
temperature for each experiment is given in the text). n-type and p-type doped layers were prepared by adding PH3 
or B2H6, respectively, diluted in H2, to SiH4. Thus, an a-Si:H/c-Si heterojunction with intrinsic layers and a-Si:H 
back surface field of the sequence (n)a-Si:H/(i)a-Si:H/(n)c-Si/(i)a-Si:H/(p)a-Si:H was created. The thickness of the 
(i)a-Si:H front layer was varied between 3 and 12 nm in order to optimize cell performance while the thicknesses of 
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the rear side (i)a-Si:H and of the doped a-Si:H layers were kept constant. After deposition, the a-Si:H/c-Si stacks 
were either annealed at 200 rC for 5 min or treated in a hydrogen plasma [8, 9] depending on the experiment. For the 
solar cell preparation TCO layers (indium-tin-oxide (ITO), thickness 80 nm) were prepared by DC magnetron 
sputter deposition on the front and rear side of the previously deposited a-Si:H layers without additional sample 
heating and by addition of < 1.0 % oxygen to the Ar sputter gas [10]. The actual substrate temperature during 
deposition remains below 50 °C.  Subsequently, samples were annealed for 5 min at 200 °C. The rear contact was 
prepared by evaporating a 10 nm Ti + 500 nm Ag film. The preparation of 1 cm × 1 cm solar cells was completed by 
photolithographic lift-off of the evaporated 10 nm Ti + 1500 nm Ag front grid and successive mesa etching.  
The effect of the individual process steps on interface recombination, respectively the minority charge carrier 
lifetime, was investigated by TrPCD. The time-dependent photoconductance as well as the light intensity were 
simultaneously measured contact-less via an RF bridge and a calibrated reference solar cell, respectively, using a 
commercial set-up (Sinton WCT-100). Thereby, the effective minority carrier lifetime (τeff) was determined as a 
function of the charge carrier density n. From τeff at an illumination intensity equivalent to AM1.5 conditions, the 
implied open-circuit voltage (impl. Voc), representing the Voc limit in the complete solar cell, is obtained. 
Furthermore, the τeff (n) curve can be translated into an implied j-V curve, which allows calculating the implied fill 
factor (impl. FF) [4, 11]. 
The current density – voltage (j-V) characteristics were measured under standard test conditions at the facilities of 
the Competence Centre Thin-Film- and Nanotechnology for Photovoltaics Berlin (PVcomB) using a Wacom dual 
light source (xenon and halogen lamp) Super Sun Simulator with AAA characteristics. Moreover, quasi-steady state 
Suns-Voc measurements were performed after metallization. Suns-Voc measurements provide a j-V curve free from 
series resistance losses, because during the measurement no current is drawn from the cell. The voltage of the 
sample is measured at varying illumination levels. The current is derived from the illumination intensity measured 
by a separate photodetector. 
Morphological analysis of the textured solar cell substrates was done using a Phillips XL20 scanning electron 
microscope (SEM). To determine the pyramid size distributions an image processing algorithm was applied that 
includes several filtering steps for contrast and edge enhancing [4].  
3. Results and discussion 
3.1. Wet-chemical treatment 
Sawing of the monocrystalline Si ingot into wafers contaminates the surfaces with the cutting slurry and creates 
crystal damages at the surfaces. Thorough cleaning of the wafer and the complete removal of such saw damages are 
essential prerequisites for the reduction of recombination losses in Si solar cell substrates in order to obtain large 
minority excess charge carrier lifetimes. Previously, we have shown that the etching time influences the saw etching 
dept, as well as the emerging surface morphology [7]. Typically, an etching removal of at least 10 μm on each side is 
necessary to decrease effectively the surface roughness and to obtain the characteristic crystallographic features of 
the Si(100) surface. These features become slightly more pronounced at a further increased etching removal of about 
20 μm per side. In contrast, a lower etching removal of 5 μm per side leaves the surfaces rough and uneven. These 
qualitative observations are now quantified and correlated in Fig. 1a to the corresponding charge carrier lifetimes. 
For these measurements the wafers were treated in hydrogen plasma and passivated on both sides with a standard 
PECVD (i)a-Si:H layer with a thickness of about 10 nm deposited at 170 rC. Apparently, longest carrier lifetimes of 
about 3.6 ms are obtained at intermediate saw damage removals of 10 μm per side. Further extension of the SDE 
does not lead to increasing charge carrier lifetimes. At lower saw damage removal of 5 μm on each side the lifetime 
drops to <0.1 ms, indicating that the etch depth is not sufficient to eliminate defects caused by the saw damage.  
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Fig. 1. Influence of saw damage etching (SDE) depth on the charge carrier lifetime (a) only SDE, (b) SDE and subsequentl random pyramid 
texturing (20 min). (c) Influence of texture time after 10 μm/side SDE on the charge carrier lifetime. All samples were passivated with a (i)a-Si:H 
layer with a thickness of: (a) 10 nm and (b,c) a6 nm and subsequently treated in hydrogen plasma. 
 
The next step of processing saw damage etched wafers to Si heterojunction solar cells is the alkaline, random 
pyramid texturing of the wafer. Homogeneous pyramid formation is very sensitive to residual contaminants and 
crystal defects. In Fig. 1b the influence of the saw damage removal on the random pyramid texture is shown. For the 
sake of comparison all samples are equally treated for 20 min in the IPA-free texturing etching solution and 
subsequently exposed to hydrogen plasma and passivated on both sides with a a6 nm (i)a-Si:H layer. Largest 
lifetimes of nearly 4 ms are found for intermediate etching times. Again, lower as well as larger saw damage 
removals lead to lower lifetimes of about 2.4 to 2.8 ms. Thus, it can be concluded that an extension of SDE brings no 
further improvement with respect to defect density and lifetime.  
Interestingly, the charge carrier lifetimes of textured samples are generally larger than on the untextured samples 
(i.e. saw damage etched), which seems to be in contradiction to the generation of additional interface defects due to 
the increased effective surface area and crystallographic imperfections imposed by the texturization, as was revealed 
by surface photovoltage (SPV) measurements [7, 12]. However, as explained by Bachtouli et al. [13], internal 
reflections at the front and back side of the textured Si wafer lead to an increased light absorption and, thus, an 
enhanced real generation rate. Accordingly, an additional photoconductance is caused in the textured wafer not 
occurring in the reference cell used in TrPCD. Consequently, it can be assumed that the apparent values measured by 
TrPCD present an upper limit of the real carrier lifetimes in the textured silicon wafers. 
Variation of the texturization time, while keeping the saw damage etching depth constant (10 μm per side for all 
samples), yields the results shown in Fig. 1c. Largest lifetimes are observed for the sample with 20 min texture 
etching time (corresponding to the value shown in Fig. 1b), whereas for shorter and longer texture etching times the 
carrier lifetimes decrease. This behaviour can be explained by the morphological differences shown in the sequence 
of scanning electron micrographs (SEM) in Fig. 2. Largest pyramids are obtained at intermediate texture etching 
times (20 min). An increasing number of small pyramids is observed both for short (5 min) and long (40 min) texture 
etching times. Moreover, in case of long etching times of 40 min even pyramid-free areas were found on the sample 
in addition to many small pyramids. From these observations it is concluded that the minority carrier lifetime is 
reduced at low total etch removal as well as if pyramid-free areas are formed at long texture etching times. Both 
effects are closely related to the higher density of interface states Dit as described in detail in [7, 12, 14].  
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Fig. 2. Influence of the texture etching time on the morphology: (a) 5 min, (b) 20 min, (c) 40 min (scanning size of all images: 60 μm × 45 μm). 
The saw damage etching depth is constant (10 μm per side). 
 
SEM images of samples with different texture preparation were statistically evaluated to reveal the influence of 
the pyramid morphology on the charge carrier lifetime. For meaningful quantification of the pyramid morphology 
the fraction of small pyramids was determined, as described in detail by Kegel et al. [7]. The dependence of the 
fraction of small pyramids on the effective minority charge carrier lifetime τeff is summarized in Fig. 3. In first 
approximation, this graph can be divided into two parts. Whereas samples with a large fraction (i.e. > 50 %) of small 
pyramids show lower carrier lifetimes of τeff < 2.5 ms, samples with a fraction of small pyramids of < 50 % reach 
higher values of up to 4.2 ms. At larger fractions of small pyramids the lifetime is limited by the increased influence 
of the valleys and edges. τeff rises with increasing fraction of bigger pyramids due to the lower density of pyramid-
free areas with (100) orientation, pyramid valleys and edges which are known to be centres of epitaxial growth as 
well as starting points of local cracks in the (i)a-Si:H layer [7]. Above a certain threshold, a further increase in 
pyramid size does not lead to a concomitant increase of the charge carrier lifetime and it is suggested that on 
textured surfaces with large pyramids the recombination processes at defects on the pyramid facets dominate the 
overall interface recombination [15]. 
 
 
Fig. 3. Dependence of the charge carrier lifetime on the fraction of small pyramids. 
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3.2. Interface passivation 
After optimizing the texturization, the next process step in the fabrication of textured Si heterojunction solar cells 
is the deposition of an intrinsic a-Si:H layer on top of the textured c-Si wafer. Intrinsic a-Si:H layers are known to 
provide excellent passivation of the c-Si surfaces mainly by hydrogenation of silicon dangling bonds, leading to a 
decrease of the density of interface states. While the samples investigated in the previous section were coated on 
both surfaces with identical (i)a-Si:H layers at an at this stage not yet optimized deposition temperature of 170 °C, 
the focus in this section is on the optimization of (i)a-Si:H layer deposition parameters with respect to large carrier 
lifetimes. In this study a nominal (i)a-Si:H layer thickness of 17 nm was chosen, corresponding to an effective layer 
thickness of about 10 nm on textured substrates, as estimated from the effective surface enlargement by a factor of 
1.73 [9]. Furthermore, samples with lower fractions of small pyramids (cf. Fig. 3) and, thus, a potentially higher 
minority charge carrier lifetime as well as higher Voc potential, were selected. 
The influence of the deposition temperature on τeff of textured c-Si wafers after subsequent annealing is shown in 
Fig. 4a. It was found, that increasing the temperature up to 190° C leads to an increase of the charge carrier lifetime 
to a maximum value of 3.3 ms, which is promoted by the passivation of the (i)a-Si:H/c-Si interface by the highly 
mobile hydrogen. At 190° C a trade-off between hydrogen concentration and mobility is reached, as has been 
confirmed by optical measurements that at lower substrate temperatures the (i)a-Si:H layer contains larger amounts 
of hydrogen [9]. However, at lower temperatures diffusion is limited and accordingly interface passivation is 
suppressed, which results in lower charge carrier lifetimes. Beyond 190° C there is a decrease of τeff, possibly due to 
the lower hydrogen concentration or to increased interface recombination caused by local epitaxial growth, which is 
known as being detrimental for passivation [16]. Consequently, at Tsub = 190°C a high-quality layer and a well 
passivated interface with largest carrier lifetimes are obtained. 
Post-deposition thermal annealing of the (i)a-Si:H/c-Si heterostructure might have a favourable impact on the 
carrier lifetime and the implied Voc. It is known, that at rather low substrate temperatures up to 200 °C an 
improvement of τeff can be expected [9]. This effect is due to the initially (i.e., after (i)a-Si:H deposition) rather high 
defect concentrations at the (i)a-Si:H/c-Si interface as well as in the (i)a-Si:H layer which can be efficiently saturated 
by the mobile hydrogen upon thermal annealing. At deposition temperatures >200°C no improvement occurs due to 
partial deterioration of the a-Si:H interface.  
 
  
Fig. 4. (a) Dependence of the carrier lifetime on the (i)a-Si:H deposition temperature (after thermal annealing at 200°C). Influence of post-
deposition treatments (thermal annealing: 200°C for 5 min, hydrogen plasma treatment: 190°C) on (b) charge carrier lifetimes and (c) implied 
open circuit voltages on a Si:H(i)/c-Si hetero-interface ((i)a-Si:H deposition temperature: Tsub = 190°C). [9] 
The successful improvement of τeff and implied Voc by hydrogen plasma treatment (at 190°C) and by thermal 
annealing (at 200°C) is demonstrated in Figs. 4b and 4c. This additional post-deposition hydrogen supply leads to a 
higher saturation of dangling bonds and thus to an improvement of the interface and the carrier lifetime. The thermal 
annealing-induced improvement of the lifetime is considered to be due to an equilibrium of the interface with the 
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network disorder present in the (i)a-Si:H layer [17]. In addition, sequential plasma hydrogenation and thermal 
annealing is investigated, which is motivated by the technological requirement of successive layer deposition (i.e., 
doped a-Si:H layers, TCO layers) at substrate temperatures ≤ 200°C for complete solar cell fabrication. Therefore it 
must be ensured that the interface properties of hydrogenated (i)a-Si:H/c-Si stacks do not deteriorate.  
The results show that plasma hydrogenation with subsequent thermal annealing lead to a distinct improvement of 
the carrier lifetime up to 5.3 ms (cf. Fig. 4b) and implied Voc up to 738 mV (cf. Fig. 4c). Hydrogen plasma treatment 
is even superior to thermal annealing and of particular benefit for interfaces with high defect densities. Thus, it is 
concluded that hydrogen plasma treatment and thermal annealing are clearly beneficial for saturating interface 
defects on the textured wafers and result in higher τeff and higher implied Voc. 
3.3. Solar cell processing 
High-efficiency solar cells require not only good passivation after annealing, but rather a high passivation quality 
by the as-deposited layers. Therefore, the properties of the a-Si:H layer on the textured c-Si substrate have to be 
controlled precisely. Fabrication of Si heterojunction devices requires as the next step the preparation of the (n)a-
Si:H/(i)a-Si:H/(n)c-Si/(i)a-Si:H/(p)a-Si:H heterostructure (niNip stacks), i.e. of the solar cell precursors without 
TCO and metallization by the successive deposition of intrinsic and doped a-Si:H layers. Such niNip stacks were 
prepared and optimized with respect to high minority carrier lifetimes, high implied open-circuit voltages and high 
implied fill factors. Essential for achieving large carrier lifetimes is the optimization of the thickness of the (i)a-Si:H 
layer. Optimal passivation was found for a thickness of 5.5 nm [18]. The results of the corresponding lifetime 
measurements are shown in Fig. 5. Displayed are the effective minority excess charge carrier lifetimes as the 
function of the charge carrier density n before and after TCO layer deposition (including thermal annealing of the 
TCO layer). The carrier densities of the sample at implied Vmpp (voltage at maximum power point) are marked by 
open circles. Before TCO layer deposition the sample shows a nearly constant carrier lifetime of 4 – 5 ms even at 
low injection levels, indicating excellent passivation of the textured c-Si wafers by the a-Si:H layers.  
 
 
Fig. 5. Dependence of the effective carrier lifetime on the minority carrier density of niNip-stacks (i-layer thickness: ca. 5.5 nm) before and after 
TCO layer deposition. The implied voltages at the maximum power point are marked with open circles. 
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Eventually TCO layers were deposited on top and back of the niNip layer stack. The front TCO layer thickness 
and doping concentration was optimized to obtain a trade-off between low parasitic free-carrier absorption and low 
resistivity. The back TCO layer was not yet optimized for high charge carrier mobility and low resistivity. The 
properties of the TCO/a-Si:H interfaces were adjusted to optimize the electronic structure of the hetero-interface 
[19]. The corresponding lifetime curve is given in Fig. 5. After TCO deposition the carrier lifetime drops at low 
injection levels (n < 1015 cm-3). This drop in the lifetime leads to a shift of the maximum power point (MPP) 
towards lower voltage (from 661 mV to 634 mV) and lower injection level and, thus, causes a reduction of the fill 
factor. In addition, the open circuit voltages are lowered upon TCO deposition, resulting in an overall reduction of 
the implied efficiency at the MPP [18].  
Thicker a-Si:H layers (up to 12 nm) show a comparable passivation effect. However, for those samples the 
minority carrier lifetime and the Vmpp shift to even lower values after TCO deposition, which results in heavy losses 
in the implied fill factor and implied efficiency. For thinner (i)a-Si:H layer we observed a lower passivation effect 
and thus lower carrier lifetimes and eventually lower implied efficiencies due to higher defect density in the layer 
[20]. A detailed discussion of the influence of the layer thickness on the implied Voc’s, the implied fill factors and 
the implied efficiencies is presented in [18]. 
 
 
   
Fig. 6. (a) j-V characteristics and Suns Voc measurement, (b) external quantum efficiency (IQE) and (1 – reflection) curve of the best a-Si:H/c-Si 
heterojunction solar cell 
 
After optimizing pyramid morphology and layer deposition, metallic contacts were prepared and the 
characteristics of the solar cell were determined. The j-V curves of the 1 cm × 1 cm cells were measured under 
standard test conditions with a shadow mask. The results of the best solar cell are given in Fig. 6a (solid line). This 
cell shows a rather high efficiency above 20 % and a high fill factor 77.74 %. The Voc reaches 720 mV, but is limited 
by the rather large c-Si wafer thickness of about (250 ± 20) μm after wet-chemical damage etching and texturization. 
Thanks to excellent surface passivation, the use of thinner wafers would be beneficial for further improvement of the 
Voc. It is emphasized at this point, that the wafers are completely processed in IPA-free solution. Apparently, the 
IPA-free processed solar cells do not suffer from any additional losses and perform as well as their counterparts 
fabricated conventionally in IPA-containing etching solution [18]. The dashed line in Fig. 6a represents the Suns-Voc 
curve, measured at open circuit, so it is free from series resistance effects. Comparing this curve to the j-V curve 
gives a measure for the losses due to metallization mostly induced by an increasing series resistance. 
Taking into consideration this Suns-Voc measurement, a fill factor evaluation for a quick loss analysis can be 
performed by taking three different values into consideration [21], namely the ideal fill factor for the measured Voc, 
i.e. without losses due to series resistances and recombination in the space charge region (FF0 = 84.99 %), the 
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pseudo fill factor of the Suns-Voc curve (pFF = 81.56 %), and the fill factor of the illuminated j-V curve of the final 
cell (FF = 77.74 %). Accordingly, a FF loss of 3.82 %abs is due to series resistance, and an additional estimated FF 
loss of about 3%abs is due to recombination induced by metallization and successive mesa etching. 
The external quantum efficiency (EQE) and the (1-reflection) curve of the best cell are given in Fig. 6b. This data 
shows the good charge carrier collection probability of our cell, but indicates some further optimization potential as 
well. Losses of quantum efficiency in the visible spectral range points towards parasitic absorption in the front TCO 
and in the (p)a-Si:H layer [22]. In comparison to EQE data obtained for front- and rear-emitter silicon heterojunction 
solar cells on n- and p-type wafers presented recently by Descoeudres et al. [23], our cell suffers from losses in the 
long wavelength range (>1000 nm) due to parasitic absorption in the doped TCO layer at the back side. 
4. Conclusions 
Charge carrier lifetimes were analysed and evaluated step-by-step throughout the processing of a-Si:H/c-Si 
heterojunction solar cells starting from the saw-damage etched Si wafer to the complete solar cell. Based on this 
investigation, recombination losses were successfully minimized and high open-circuit voltages and fill factors were 
obtained. For a-Si:H/c-Si solar cells fabricated on IPA-free textured wafers conversion efficiencies above 20 % were 
achieved by quantitative evaluation and optimization of the texture and interface passivation. Thus, IPA-free 
texturization presents an attractive alternative for industrial production due to their better process control, lower 
replenishments and lower costs. 
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